A design-for-testability technique for register-transfer level circuits using control/data flow extraction
- Indradeep Ghosh
- , Anand Raghunathan
- , Niraj K. Jha
Research output: Contribution to journal › Article › peer-review
40
Link opens in a new tab
Scopus
citations