TY - GEN
T1 - A back-to-basics empirical study of priority queues
AU - Larkin, Daniel H.
AU - Sen, Siddhartha
AU - Tarjan, Robert E.
N1 - Publisher Copyright:
Copyright © 2014. by the Society for Industrial and Applied Mathematics.
PY - 2014
Y1 - 2014
N2 - The theory community has proposed several new heap variants in the recent past which have remained largely untested experimentally. We take the field back to the drawing board, with straightforward implementations of both classic and novel structures using only standard, well-known optimizations. We study the behavior of each structure on a variety of inputs, including artificial workloads, workloads generated by running algorithms on real map data, and workloads from a discrete event simulator used in recent systems networking research. We provide observations about which characteristics are most correlated to performance. For example, we find that the L1 cache miss rate appears to be strongly correlated with wallclock time. We also provide observations about how the input sequence affects the relative performance of the different heap variants. For example, we show (both theoretically and in practice) that certain random insertion-deletion sequences are degenerate and can lead to misleading results. Overall, our findings suggest that while the conventional wisdom holds in some cases, it is sorely mistaken in others.
AB - The theory community has proposed several new heap variants in the recent past which have remained largely untested experimentally. We take the field back to the drawing board, with straightforward implementations of both classic and novel structures using only standard, well-known optimizations. We study the behavior of each structure on a variety of inputs, including artificial workloads, workloads generated by running algorithms on real map data, and workloads from a discrete event simulator used in recent systems networking research. We provide observations about which characteristics are most correlated to performance. For example, we find that the L1 cache miss rate appears to be strongly correlated with wallclock time. We also provide observations about how the input sequence affects the relative performance of the different heap variants. For example, we show (both theoretically and in practice) that certain random insertion-deletion sequences are degenerate and can lead to misleading results. Overall, our findings suggest that while the conventional wisdom holds in some cases, it is sorely mistaken in others.
UR - http://www.scopus.com/inward/record.url?scp=84916896652&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84916896652&partnerID=8YFLogxK
U2 - 10.1137/1.9781611973198.7
DO - 10.1137/1.9781611973198.7
M3 - Conference contribution
AN - SCOPUS:84916896652
T3 - Proceedings of the Workshop on Algorithm Engineering and Experiments
SP - 61
EP - 72
BT - 2014 Proceedings of the 16th Workshop on Algorithm Engineering and Experiments, ALENEX 2014
A2 - McGeoch, Catherine C.
A2 - Meyer, Ulrich
PB - Society for Industrial and Applied Mathematics Publications
T2 - 16th Workshop on Algorithm Engineering and Experiments, ALENEX 2014
Y2 - 5 January 2014 through 5 January 2014
ER -