A 20-GSample/s (10 GHz × 2 clocks) burst-mode CDR based on injection-locking and space sampling for access networks

Bhavin J. Shastri, Paul R. Prucnal, David V. Plant

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We demonstrate a novel 20-GSample/s burst-mode CDR circuit featuring instantaneous (0-bit) phase acquisition with BER<10-10 for any phase step (2π rad) between successive bursts. Our design incorporates injection-locking and space sampling for clock phase recovery/alignment.

Original languageEnglish (US)
Title of host publication2012 IEEE Photonics Conference, IPC 2012
Pages717-718
Number of pages2
DOIs
StatePublished - 2012
Event25th IEEE Photonics Conference, IPC 2012 - Burlingame, CA, United States
Duration: Sep 23 2012Sep 27 2012

Publication series

Name2012 IEEE Photonics Conference, IPC 2012

Other

Other25th IEEE Photonics Conference, IPC 2012
Country/TerritoryUnited States
CityBurlingame, CA
Period9/23/129/27/12

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 20-GSample/s (10 GHz × 2 clocks) burst-mode CDR based on injection-locking and space sampling for access networks'. Together they form a unique fingerprint.

Cite this